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Abstract—Self-heating effects became more prominent with
the introduction of the modern devices like FD-SOI and low
thermal conductivity materials such as SiO2. Consequently, the
temperature rise of a device due to its self-heating is pronounced
more as the gate lengths shrink and the power density values
increase. In analog design, one of the main drawbacks of
elevated temperature is the deterioration of the thermal noise
performance. For observing the thermal noise performance of
FD-SOI MOSFETs, a thermal model for the device self-heating
is used. The influence of self-heating on the thermal noise is
examined by activating and inactivating the self-heating thermal
model and comparing the results. It is shown that self-heating
can deteriorate the thermal noise current (up to 18%) and the
input referred thermal noise voltage (up to 37%) significantly
for short channel FD-SOI devices.
Keywords—Self-heating, FD-SOI, thermal noise, thermal mod-
elling
I. INTRODUCTION
One of the main drawbacks of device scaling is the increased
power density and the resulting elevated temperature. Opera-
tion at high temperature has many drawbacks like leakage,
lower mobility, electro-migration and so on [1]. One of the
main drawbacks is the increased device thermal noise in analog
design since thermal noise has a direct relation with the
absolute local temperature of the device. Especially after the
introduction of the modern MOSFET device geometries like
Fully Depleted Silicon on Insulator (FD-SOI), self-heating be-
came a more critical problem [2]. This is mainly due to the low
thermal conductivity materials like SiO2 which are necessary
for the implementation of FD-SOI devices [3]–[5]. In these
devices, low thermal conductivity barriers surround the chan-
nel, in which the power is mostly dissipated. Consequently,
the generated heat in FD-SOI MOSFETs cannot find a low-
resistance path for diffusing outside the device borders. The
generated heat turns into elevated temperature in nanometer
scale local spots, which are comparable to the dimensions of
transistors in FD-SOI. The device temperature becomes even
higher when compared to the average temperature of the chip,
which is already much larger than the room temperature due
to the high-density power dissipation of the other neighbour
devices. Therefore, it is necessary to take into account the
temperature rise due to the self-heating of the device while
designing a block where low noise operation is critical.
This work is intended to analyse the thermal noise of a
device considering its self-heating and show the influence of
self-heating on its thermal noise performance. For that, a self-
heating thermal model is used for activating and inactivating
the self-heating effects and observing the significance of the
elevated temperature due to device self-heating. The thermal
model for the self-heating is included in the device model by
the design kit, which is a commercially available 28nm FD-
SOI technology.
In Section II, the theory of thermal noise in MOSFET
devices is given in addition to different short channel thermal
noise models proposed by different authors. In Section III,
thermal noise current and input referred thermal noise voltage
performance of FD-SOI MOSFET devices are compared for
the cases where self-heating is activated and inactivated.
Finally, in Section IV, the summary of the work and the
conclusions are provided.
II. THEORETICAL BACKGROUND AND RELATED WORK
The power spectral density of the thermal noise current in
the channel of a MOSFET device is given by [6]
Si = 4kTγgd0 (1)
where k is the Boltzmann constant, T is the absolute tem-
perature, gd0 is the zero-bias drain conductance of the MOS-
FET device (i.e. the drain conductance of the device when
VDS = 0V is applied) and γ is the excess noise coefficient.
For long channel devices in strong inversion, γ takes values be-
tween 1 and 2/3 while moving from linear region to saturation.
However, for devices with a short channel, the value of γ tends
to be larger due do various factors. Channel length modulation
is one of the effects that increase γ for short channel devices.
Increasing VDS creates a pinch-off region on the drain end
and decreases the effective length of the device where the
inversion layer charge is present in the channel. This would
increase the thermal noise current as the device moves deeper
into saturation [7]. Velocity saturation is another factor that
affect the charge density and consequently the thermal noise
current of the device. In [8]–[10] the authors included velocity
saturation in the derivation of the thermal noise current and
observations made on an increasing trend of γ under smaller
channel lengths and higher velocity saturation.
Most of the authors explain the large γ by hot electron effect
[8], [10]–[12]. This effect is mainly observed in short channels
under large VDS voltage. Large lateral electric field in the
channel creates hot electrons which have higher temperature
(i.e. larger average kinetic energy) when compared to the
lattice temperature. In that case, the average temperature of
these hot electrons has to be considered rather than the lattice
temperature. The temperature of the hot electrons can be
approximated by [13]
Te = TL
(
1 +
E
Ec
)n
(2)
where Te is the hot electron temperature, TL is the lattice
temperature, Ec is the critical electric field and E is the lateral
electric field in the channel with n = 2, 1, or 0. While n =
0 corresponds to no hot carriers case, n = 2 gives the other
extreme. In [10], (2) is modified as Te = TL + δTL
(
E
Ec
)2
where δ is used as a fitting parameter to adjust the simulations
to the measurement. With the hot carrier model, the higher
temperature electrons show more random fluctuations and this
can be modelled by providing a larger γ in (1).
Another explanation of larger γ under very large VDS is the
avalanche multiplication [11], [14]. When VDS is larger than
the band-gap voltage, high energy carriers are scattered by
valence band electrons and additional electron-hole pairs are
created. The thermal fluctuations of these additional carriers
contribute to the overall noise and this increases γ.
The listed modifications on the thermal noise current pro-
vide good approximations for the short channel devices;
however, they don’t account for the self-heating of individual
devices for a large range of bias conditions or they assume
the increase in γ due to self-heating is already included in the
model by fitting between measurements and simulations. For
obtaining more realistic values for the power spectral density
of thermal noise current under different bias conditions, one
has to estimate the individual temperature of a device account-
ing its self-heating effects. Most of the current simulators
can find solutions under a single temperature input that is
valid for all the devices in the net-list. Consequently, differ-
ent devices with different lattice temperatures are assumed
to have the same temperature value. This would result in
some errors in the calculation of the thermal noise current
and hence in the noise figure of amplifiers, especially when
they are implemented in advanced technologies like FD-SOI,
FinFET where the devices are confined inside low thermal
conductance materials. As it has been already mentioned, very
large temperature gradients and different temperature values in
short distances can be observed in these technologies, mainly
due to low thermal conductance and high power densities
[2]–[5]. Therefore, the noise analysis should be performed
simultaneously by considering the self-heating effects.
III. THERMAL NOISE CONSIDERING SELF-HEATING
A. Thermal Model for Self-Heating
The temperature rise of each device due to their individual
self-heating is calculated by considering the thermal model
of Fig. 1. According to the model, Rth is the thermal resis-
tance and Cth is the heat capacitance. The values of these
|IDS × VDS|Rth Cth
ΔT
Fig. 1: The thermal model that provides the temperature rise of each
device due to their self-heating [15].
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Fig. 2: Thermal noise current (Si) of 30nm and 300nm nMOS devices
for the cases where self-heating thermal model is active and inactive.
parameters are calculated for each device according to their
geometries (width, length, number of fingers etc.) The power
dissipation of the device is modelled by a current source.
The temperature value on the upper common node gives
the temperature increase ∆T of the device due to its self-
heating. The complete model is included in the device by
the design kit provider and can be switched on or off for
a specific simulation. Consequently, with the provided self-
heating model, it is possible to consider the self-heating effects
for all bias conditions.
B. Thermal Noise Current
For observing the effect of self-heating on the thermal noise
current, nMOS devices with different gate lengths are simu-
lated by activating and inactivating the self-heating thermal
model. The gate lengths of the devices are varied from 30nm to
300nm. The gate voltage is kept constant and VDS is set as the
sweep parameter. All devices are implemented with 20 fingers
and their finger width is adjusted so that their zero bias drain
conductance is set approximately equal to 20mA/V. Like that,
all devices have equal thermal noise current under no power
dissipation and no self-heating. Fig. 2 shows the thermal noise
current. The relatively large thermal noise current in the 0 -
300mV window is due to linear region operation. The increase
in the noise with VDS in the saturation can be explained
with velocity saturation and hot electrons. In addition to these
observations, it can be seen that for the short channel device
(L = 30nm), thermal noise current shows quite different trends
for the cases where self-heating is activated and inactivated.
For low VDS values, the two curves are almost overlapping.
On the other hand, as VDS increases, the curves start to split.
This is because of the higher power dissipation under larger
VDS and the consequent higher operating temperature due to
TABLE I: Parameters for the devices with the gate lengths of 30nm
and 300nm.
Parameter L W Power gm|VDS=1V gd0
Unit nm nm mW mA/V mA/V
Short Channel 30 20 × 305 6.25 9.14 20.01
Long Channel 300 20 × 1068 5.86 17.66 20.00
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Fig. 3: Self-heating error factor (kSH) with respect to VDS for devices
with different gate lengths from 30nm to 300nm.
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Fig. 4: Self-heating error factor (kSH) with respect to gate length for
VDS = 0.5V, 1.0V, 1.5V, 2.0V, 2.5V, 3.0V. For VDS = 0V, kSH=0.
self-heating. The same observation can also be made for the
long channel device (L = 300nm); however, the difference is
much less significant than the short channel device. This is
not due to the lower power dissipation of the long channel
device when compared to the short channel one. In fact, their
power dissipation values are more or less the same (Table I);
however, the short channel device has a much smaller area
and its resulting power density is much larger. Therefore, the
temperature of the short channel device rises to a much higher
value due to its self-heating and that results in a large thermal
noise current. For observing the effect of self-heating on the
thermal noise current, we can define the self-heating error
factor kSH as
kSH =
Si,SH   Si
Si
(3)
where Si,SH is the thermal noise current (black curves on Fig.
2) when self-heating is considered and kSH is the self-heating
i2n i
2
n
v2n,in
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Fig. 5: Model of the noisy device with a fictitious input referred noise
voltage source v2n,in
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Fig. 6: VG-ID curves for low temperature, high temperature and
activated self-heating. The curves are for illustration of the behaviour
of gm under different thermal conditions.
error factor. Therefore, by combining (1) and (3) Si,SH can be
written as
Si,SH = 4kT (1 + kSH) γgd0 = (1 + kSH)Si. (4)
Fig. 3 and Fig. 4 show the amount of error when self-heating
is not taken into account. The error becomes larger linearly
with increasing VDS and exponentially with decreasing gate
length. Moreover, the error can go up to 18% under very large
VDS for 30nm gate length.
C. Input Referred Thermal Noise Voltage
In many applications like LNA design, the figure of merit
for noise performance is the voltage quantity instead of the
current since a voltage level is sensed at the output of the
previous stage rather than the current. Hence, the performance
of blocks are measured by parameters like input referred noise
voltage or noise figure. Therefore, one should consider the
self-heating effects also on the other parameters that influence
the input referred noise voltage. The input referred noise
voltage (Fig. 5) of a device can be expressed as (Fig. 5)
Sv,in =
Si
g2m
=
4kTγgd0
g2m
(5)
where gm is the gate-to-drain transconductance of the device.
In (5), gd0 is not influenced by the self-heating since the
parameter is set at the operating point where VDS and the
power dissipation is zero. However, gm has a dependency
on the temperature, therefore it will be influenced by self-
heating. Changing the temperature modifies gm mainly due to
the temperature dependency of two other parameters that are
the threshold voltage (VT) and the mobility (µ) [7]. Since gm
is the first derivative of the drain current ID, we can analyse
its temperature dependence by observing the VG-ID curves
for different temperatures (Fig. 6). At higher temperatures,
VT decreases. With a smaller VT, the device turns on at a
lower VG, which means that for moderate-to strong inversion
saturation, ID would increase more quickly at higher tempera-
tures; hence gm would increase with temperature. On the other
hand, µ gets smaller at larger temperatures. Therefore, once
the device is turned on, the rate of change of ID would be
lower at higher temperatures. As a result of this, for devices
in strong inversion and in saturation, gm would increase with
increasing temperature. Considering these two opposite trends,
with the increasing temperature, gm would be larger for lower
VG values and it starts to be smaller for higher VG. Since
the temperature increase due to device self-heating is more
prominent for large VG (strong inversion and saturation), we
assume that self-heating decreases gm inside the region of
interest. Consequently, input referred thermal noise voltage
increases according to (5) which worsens the noise figure of
an amplifier.
Fig. 7 shows the input referred thermal noise voltage for
the two cases where self-heating thermal model is active and
inactive. It can be seen that under larger power dissipation,
the difference between the two cases becomes also larger for
the input referred noise voltage. For large VDS values, the
error can be more than 35%, which is twice larger than the
error made in the thermal noise current. This is because gm
also drops with self-heating. Moreover, the optimum biasing
point, where Sv,in is minimum, shifts slightly down when self-
heating is considered. Consequently, one might miscalculate
the optimum bias point, if self-heating effect is not taken into
account. It can also be observed that the noise increases as
the device is deeper in saturation. Therefore, for having the
lowest possible noise voltage, the devices should be biased
closer to the linear region so that the undesired effects, like
excessive self-heating, hot electrons, high velocity saturation
and avalanche multiplication, are prevented as much as possi-
ble.
IV. CONCLUSION
In this paper, the thermal noise performance of MOS-
FET devices in 28nm FD-SOI technology is examined by
considering their self-heating effects with a compact self-
heating thermal model. It is shown that the thermal noise
current (Si) of short channel devices increases significantly
with self-heating of the device. For large VDS values, the
increase can be around 18%. In addition to this, the input
referred thermal noise voltage (Sn,in) also increases due to
self-heating. Besides, the increase in Sn,in, which can go up
to 37% at large VDS values, is even more prominent than Si
mainly due to the drop in gm at larger temperature values
because of self-heating.
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for self-heating thermal model active and inactive and the percentage
of error.
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